← All publications
ISPASS2026Best Paper Nomination

Compiler and System Optimizations for gem5 Simulator

Haneul Park, Siddharth Agarwal, Pradyun Narkadamilli, Kiung Jung, Yongjun Park, Ipoom Jeong, Nam Sung Kim

gem5 simulator source compiler optimizations + system-level tuning faster simulation identical simulation results baseline optimized shorter time-to-result → faster design-space exploration

The simulator itself is a program — compiling and running it well is free performance for every experiment that follows. (Illustrative diagram; replace with the paper's figure.)

TL;DR

Architectural simulation speed limits how much design space researchers can explore. We apply compiler and system-level optimizations to gem5 that significantly shorten simulation time while leaving simulation results untouched.

Why it matters

Architectural simulators are indispensable for computer architecture research, but their event-driven, cycle-level execution model makes them notoriously slow — a single detailed gem5 run can take days, and design-space exploration multiplies that by hundreds of configurations. Since simulation results must not change, the remaining lever is how efficiently the simulator itself executes on the host machine.

Key ideas

BibTeX

@inproceedings{park2026gem5,
  author    = {Haneul Park and Siddharth Agarwal and Pradyun Narkadamilli
               and Kiung Jung and Yongjun Park and Ipoom Jeong and Nam Sung Kim},
  title     = {Compiler and System Optimizations for {gem5} Simulator},
  booktitle = {IEEE International Symposium on Performance Analysis of
               Systems and Software (ISPASS)},
  year      = {2026}
}